realization of universal periodic sequence generator on fpga
Clicks: 219
ID: 183946
2016
Article Quality & Performance Metrics
Overall Quality
Not rated
Combines reader engagement with the AI quality analysis. This
article has not been analysed, so there is no overall score —
reader engagement is measured and shown alongside.
Reader Engagement
Steady Performance
30.0
/100
219 views
27 readers
AI Quality Assessment
Not analyzed
Readership in this journal
SteadyRanked #9 of 17 articles by views in revista venezolana de gerencia
Most read
Least read
Bar heights use a square-root scale.
Mint this article as an NFT
Not yet mintedCreate a permanent, verifiable on-chain record of this article on the Scimatic Network. The NFT is held in your Journament account, and you can withdraw it to your own wallet at any time.
5
SUSD
one-off · no wallet required
Abstract
This paper presents mathematical modeling and performance evaluation of
different realizations of universal periodic digital signal generator based
on infinite impulse response filter. The development kit used was Spartan
3E-Starter Board. Using Xilinx software environment and VHDL, the generator
has been described and then synthesized and implemented on FPGA chip on the
board. Included realizations are direct form II (canonical form) of the
filter, as well as hardware optimized single register structure with
different control mechanism. Comparative analysis of these two digital
systems points to their differences, advantages and weaknesses.
| Reference Key |
miljan2016serbianrealization
Use this key to autocite in the manuscript while using
SciMatic Manuscript Manager or Thesis Manager
|
|---|---|
| Authors | ;Petrović Miljan;Jovanović Milica |
| Journal | revista venezolana de gerencia |
| Year | 2016 |
| DOI |
10.2298/SJEE1601059P
|
| URL | |
| Keywords |
Citations
No citations found. To add a citation, contact the admin at info@scimatic.org
Comments
No comments yet. Be the first to comment on this article.