design of a 12-bit 200ms/s cmos sample-and-hold circuit
Clicks: 310
ID: 139494
2014
Article Quality & Performance Metrics
Overall Quality
Not rated
Combines reader engagement with the AI quality analysis. This
article has not been analysed, so there is no overall score —
reader engagement is measured and shown alongside.
Reader Engagement
Star Article
30.0
/100
310 views
35 readers
AI Quality Assessment
Not analyzed
Mint this article as an NFT
Not yet mintedCreate a permanent, verifiable on-chain record of this article on the Scimatic Network. The NFT is held in your Journament account, and you can withdraw it to your own wallet at any time.
5
SUSD
one-off · no wallet required
Abstract
In this paper, a new 12bit, 200MS/s fully differential sample and hold circuit is presented. In order to increase the linearity and input voltage dynamic range; bootstrapped-switches are used for sampling the input signal. Furthermore, a tunable gain buffer is used as the output stage of the circuit to prevent the loading effects of the succeeding stages on the proposed circuit. The circuit is simulated in HSPICE using 0.35µm CMOS technology parameters. As it is discussed in the paper, simulation results justify the good performance of the proposed circuit for using in 12bit, 200MS/s applications.
| Reference Key |
mahmoodian2014journaldesign
Use this key to autocite in the manuscript while using
SciMatic Manuscript Manager or Thesis Manager
|
|---|---|
| Authors | ;Hamid Mahmoodian;Mehdi Dolatshahi |
| Journal | journal of intelligent procedures in electrical technology |
| Year | 2014 |
| DOI |
DOI not found
|
| URL | |
| Keywords |
Citations
No citations found. To add a citation, contact the admin at info@scimatic.org
Comments
No comments yet. Be the first to comment on this article.