UTILIZATION OF LOGIC SIMULATION AND FAULT ISOLATION SOFTWARE FOR PRACTICAL LSI AND VLSI COMPONENT TEST PROGRAM GENERATION.
Clicks: 201
ID: 36258
0000
Article Quality & Performance Metrics
Overall Quality
Not rated
Combines reader engagement with the AI quality analysis. This
article has not been analysed, so there is no overall score —
reader engagement is measured and shown alongside.
Reader Engagement
Star Article
66.2
/100
201 views
153 readers
Trending
AI Quality Assessment
Not analyzed
Mint this article as an NFT
Not yet mintedCreate a permanent, verifiable on-chain record of this article on the Scimatic Network. The NFT is held in your Journament account, and you can withdraw it to your own wallet at any time.
5
SUSD
one-off · no wallet required
Abstract
Abstract is not available for this article.
Login to Search Abstract
| Reference Key |
muranaga0000utilizationdigest
Use this key to autocite in the manuscript while using
SciMatic Manuscript Manager or Thesis Manager
|
|---|---|
| Authors | Muranaga, K. |
| Journal | digest of papers - semiconductor test symposium |
| Year | 0000 |
| DOI |
DOI not found
|
| URL | URL not found |
| Keywords | Keywords not found |
Citations
No citations found. To add a citation, contact the admin at info@scimatic.org
Comments
No comments yet. Be the first to comment on this article.