SiGe FinFET for practical logic libraries by mitigating local layout effect

Clicks: 213
ID: 36251
2017
Article Quality & Performance Metrics
Overall Quality
Not rated
Combines reader engagement with the AI quality analysis. This article has not been analysed, so there is no overall score — reader engagement is measured and shown alongside.
AI Quality Assessment
Not analyzed
Mint this article as an NFT
Not yet minted

Create a permanent, verifiable on-chain record of this article on the Scimatic Network. The NFT is held in your Journament account, and you can withdraw it to your own wallet at any time.

5 SUSD one-off · no wallet required
Sign in to mint
Abstract
Abstract is not available for this article.
Login to Search Abstract
Reference Key
tsutsui2017sigedigest Use this key to autocite in the manuscript while using SciMatic Manuscript Manager or Thesis Manager
Authors Tsutsui, G.
Journal digest of technical papers - symposium on vlsi technology
Year 2017
DOI
10.23919/VLSIT.2017.7998215
URL
Keywords Keywords not found

Citations

No citations found. To add a citation, contact the admin at info@scimatic.org

Comments

No comments yet. Be the first to comment on this article.