Interfacial delamination analysis on fan-out wafer-level package using finite element method
Clicks: 1
ID: 286944
2022
Article Quality & Performance Metrics
Overall Quality
Not rated
Combines reader engagement with the AI quality analysis. This
article has not been analysed, so there is no overall score —
reader engagement is measured and shown alongside.
Reader Engagement
0.0
/100
1 views
0 readers
AI Quality Assessment
Not analyzed
Readership in this journal
Ranked #3,349 of 3,757 articles by views in Malay Journal
Most read
Least read
Bar heights use a square-root scale. Only the 120 most-read articles are drawn; the journal has 3,757 in total.
Mint this article as an NFT
Not yet mintedCreate a permanent, verifiable on-chain record of this article on the Scimatic Network. The NFT is held in your Journament account, and you can withdraw it to your own wallet at any time.
5
SUSD
one-off · no wallet required
Abstract
Fan-out wafer-level packaging has now become one the most widely used approaches for microelectronic component system integration using system-in-package because of its potential packaging size and electrical performance advantages. It is typically manufactured by embedding the silicon chips with epoxy molding compound while in wafer level and then redistributed layers of copper were fabricated which are also embedded in polyimide thin films instead of conventional substrate. During these processes, the package experiences large temperature variations which may lead to internal stresses and interfacial delamination caused by a large thermal expansion mismatch. In this study, the potential interfacial delamination on the fan-out wafer-level package was analyzed using the finite element method. A definitive screening design was employed to screen the factors that significantly affect the potential interfacial delamination on the individual package of fan-out wafer-level package when subjected to a thermal load. And then using a response surface design, the influence of significant factors on the potential interfacial delamination was further analyzed using prediction profilers and contour plots. The finite element models were validated and found to be in good agreement with the existing warpage measurements from the literature. The results of finite element analysis through virtual crack closure technique and design of experiments show that the factor that influence the interfacial delamination the most was the coefficient of thermal expansion of epoxy molding compound above its glass transition temperature. Increasing this coefficient of thermal expansion increases the possibility of interfacial delamination at the interface of epoxy molding compound and Silicon chip and even exceeds the critical energy release rate.
| Reference Key |
persistent_1760660128_68f18aa04ed65
Use this key to autocite in the manuscript while using
SciMatic Manuscript Manager or Thesis Manager
|
|---|---|
| Authors | Conversion, Ariel P. |
| Journal | Malay Journal |
| Year | 2022 |
| DOI |
DOI not found
|
| URL | |
| Keywords | Keywords not found |
Citations
No citations found. To add a citation, contact the admin at info@scimatic.org
Comments
No comments yet. Be the first to comment on this article.