parameterized hardware design on reconfigurable computers: an image processing case study
Clicks: 181
ID: 252412
2010
Article Quality & Performance Metrics
Overall Quality
Not rated
Combines reader engagement with the AI quality analysis. This
article has not been analysed, so there is no overall score —
reader engagement is measured and shown alongside.
Reader Engagement
Popular Article
30.0
/100
181 views
22 readers
AI Quality Assessment
Not analyzed
Readership in this journal
PopularRanked #25 of 30 articles by views in case reports in ophthalmological medicine
Most read
Least read
Bar heights use a square-root scale.
Mint this article as an NFT
Not yet mintedCreate a permanent, verifiable on-chain record of this article on the Scimatic Network. The NFT is held in your Journament account, and you can withdraw it to your own wallet at any time.
5
SUSD
one-off · no wallet required
Abstract
Reconfigurable Computers (RCs) with hardware (FPGA) co-processors
can achieve significant performance improvement compared with
traditional microprocessor (μP)-based computers for many
scientific applications. The potential amount of speedup depends on the intrinsic parallelism of the target application
as well as the characteristics of the target platform. In this work,
we use image processing applications as a case study to demonstrate
how hardware designs are parameterized by the co-processor
architecture, particularly the data I/O, i.e., the local memory of the FPGA device and the interconnect
between the FPGA and the μP. The local memory has to be used by applications that access data randomly. A typical case
belonging to this category is image registration. On the other hand,
an application such as edge detection can directly read data through the
interconnect in a sequential fashion. Two different algorithms of
image registration, the exhaustive search algorithm and the Discrete
Wavelet Transform (DWT)-based search algorithm, are implemented on
hardware, i.e., Xilinx Vertex-IIPro 50 on the Cray XD1 reconfigurable computer. The
performance improvements of hardware implementations are 10× and 2×, respectively. Regarding the category of applications that
directly access the interconnect, the hardware implementation of Canny edge detection can achieve 544× speedup.
| Reference Key |
huang2010internationalparameterized
Use this key to autocite in the manuscript while using
SciMatic Manuscript Manager or Thesis Manager
|
|---|---|
| Authors | ;Miaoqing Huang;Olivier Serres;Tarek El-Ghazawi;Gregory Newby |
| Journal | case reports in ophthalmological medicine |
| Year | 2010 |
| DOI |
10.1155/2010/454506
|
| URL | |
| Keywords |
Citations
No citations found. To add a citation, contact the admin at info@scimatic.org
Comments
No comments yet. Be the first to comment on this article.