design modified architecture for mcs-51 with innovated instructions based on vhdl
Clicks: 305
ID: 235717
2013
Article Quality & Performance Metrics
Overall Quality
Improving Quality
0.0
/100
Combines engagement data with AI-assessed academic quality
Reader Engagement
Emerging Content
5.4
/100
18 views
18 readers
Trending
AI Quality Assessment
Not analyzed
Abstract
This paper introduces two new complex instructions over the application with specific instruction set processor. For the MCS-51 family, utilizing a reserved bit, and the unused machine code “A5h” we can modify the conventional instruction set architecture (ISA) and develop two macro instructions for data manipulation. One of them is to move a block of data from specific memory locations to any other memory locations, while the other developed instruction is to obtain maximum byte-value within a group of 8-bytes and load it into the Accumulator. There are two basic steps to achieve such developments, step-1; at which we modify the architecture of the conventional microcontroller 8051 using hardware description language HDL. In the second step we modify the instruction set architecture (ISA) of μC 8051. Such development improves the performance of the μC including fast execution time, decrease machine code size, so decrease storage requirements and provide low power consumption.
| Reference Key |
fouda2013aindesign
Use this key to autocite in the manuscript while using
SciMatic Manuscript Manager or Thesis Manager
|
|---|---|
| Authors | ;Abd-Elmoneim Mohamed Fouda;Assem Badr Eldeen |
| Journal | der pharmacia lettre |
| Year | 2013 |
| DOI |
10.1016/j.asej.2012.12.001
|
| URL | |
| Keywords |
Citations
No citations found. To add a citation, contact the admin at info@scimatic.org
Comments
No comments yet. Be the first to comment on this article.