adiabatic circuits: converter for static cmos signals

Clicks: 118
ID: 227207
2003
Free PDF
Article Quality & Performance Metrics
Overall Quality
Not rated
Combines reader engagement with the AI quality analysis. This article has not been analysed, so there is no overall score — reader engagement is measured and shown alongside.
AI Quality Assessment
Not analyzed
Readership in this journal
Popular

Ranked #32 of 52 articles by views in neuropsychiatrie : klinik, diagnostik, therapie und rehabilitation : organ der gesellschaft osterreichischer nervenarzte und psychiater

Most read Least read

Bar heights use a square-root scale.

Mint this article as an NFT
Not yet minted

Create a permanent, verifiable on-chain record of this article on the Scimatic Network. The NFT is held in your Journament account, and you can withdraw it to your own wallet at any time.

5 SUSD one-off · no wallet required
Sign in to mint
Abstract
Ultra low power applications can take great advantages from adiabatic circuitry. In this technique a multiphase system is used which consists ideally of trapezoidal voltage signals. The input signals to be processed will often come from a function block realized in static CMOS. The static rectangular signals must be converted for the oscillating multiphase system of the adiabatic circuitry. This work shows how to convert the input signals to the proposed pulse form which is synchronized to the appropriate supply voltage.

By means of adder structures designed for a 0.13µm technology in a 4-phase system there will be demonstrated, which additional circuits are necessary for the conversion. It must be taken into account whether the data arrive in parallel or serial form. Parallel data are all in one phase and therefore it is advantageous to use an adder structure with a proper input stage, e.g. a Carry Lookahead Adder (CLA). With a serial input stage it is possible to read and to process four signals during one cycle due to the adiabatic 4-phase system. Therefore input signals with a frequency four times higher than the adiabatic clock frequency can be used. This reduces the disadvantage of the slow clock period typical for adiabatic circuits. By means of an 8 bit Ripple Carry Adder (8 bit RCA) the serial reading will be introduced. If the word width is larger than 4 bits the word can be divided in 4 bit words which are processed in parallel. This is the most efficient way to minimize the number of input lines and pads. At the same time a high throughput is achieved.

Reference Key
fischer2003advancesadiabatic Use this key to autocite in the manuscript while using SciMatic Manuscript Manager or Thesis Manager
Authors ;J. Fischer;E. Amirante;A. Bargagli-Stoffi;D. Schmitt-Landsiedel
Journal neuropsychiatrie : klinik, diagnostik, therapie und rehabilitation : organ der gesellschaft osterreichischer nervenarzte und psychiater
Year 2003
DOI
DOI not found
URL
http://www.adv-radio-sci.net/1/247/2003/ars-1-247-2003.pdf
Keywords
engineering (general) civil engineering (general)

Citations

No citations found. To add a citation, contact the admin at info@scimatic.org

Comments

No comments yet. Be the first to comment on this article.