parametric yield-driven resource binding in high-level synthesis with multi-vth/vdd library and device sizing
Clicks: 114
ID: 215259
2012
Article Quality & Performance Metrics
Overall Quality
Not rated
Combines reader engagement with the AI quality analysis. This
article has not been analysed, so there is no overall score —
reader engagement is measured and shown alongside.
Reader Engagement
Steady Performance
30.0
/100
114 views
34 readers
AI Quality Assessment
Not analyzed
Readership in this journal
SteadyRanked #81 of 85 articles by views in Molecular diversity
Most read
Least read
Bar heights use a square-root scale.
Mint this article as an NFT
Not yet mintedCreate a permanent, verifiable on-chain record of this article on the Scimatic Network. The NFT is held in your Journament account, and you can withdraw it to your own wallet at any time.
5
SUSD
one-off · no wallet required
Abstract
The ever-increasing chip power dissipation in SoCs
has imposed great challenges on today’s circuit design. It has been
shown that multiple threshold and supply voltages assignment
(multi-Vth/Vdd) is an effective way to reduce power dissipation.
However, most of the prior multi-Vth/Vdd optimizations are
performed under deterministic conditions. With the increasing
process variability that has significant impact on both the power
dissipation and performance of circuit designs, it is necessary to
employ statistical approaches in analysis and optimizations for
low power. This paper studies the impact of process variations
on the multi-Vth/Vdd technique at the behavioral synthesis level. A multi-Vth/Vdd resource library is characterized for delay and
power variations at different voltage combinations. Meanwhile,
device sizing is performed on the resources in the library to
mitigate the impact of variation, and to enlarge the design
space for better quality of the design choice. A parametric yield-driven
resource binding algorithm is then proposed, which uses
the characterized power and delay distributions and efficiently
maximizes power yield under a timing yield constraint. During
the resource binding process, voltage level converters are inserted
between resources when required. Experimental results show that
significant power reduction can be achieved with the proposed
variation-aware framework, compared with traditional worstcase
based deterministic approaches.
| Reference Key |
chen2012journalparametric
Use this key to autocite in the manuscript while using
SciMatic Manuscript Manager or Thesis Manager
|
|---|---|
| Authors | ;Yibo Chen;Yu Wang;Yuan Xie;Andres Takach |
| Journal | Molecular diversity |
| Year | 2012 |
| DOI |
10.1155/2012/105250
|
| URL | |
| Keywords |
Citations
No citations found. To add a citation, contact the admin at info@scimatic.org
Comments
No comments yet. Be the first to comment on this article.