design and quantitative analysis of parametrisable efpga-architectures for arithmetic

Clicks: 376
ID: 189481
2006
Free PDF
Article Quality & Performance Metrics
Overall Quality
Not rated
Combines reader engagement with the AI quality analysis. This article has not been analysed, so there is no overall score — reader engagement is measured and shown alongside.
AI Quality Assessment
Not analyzed
Readership in this journal
Steady

Ranked #4 of 52 articles by views in neuropsychiatrie : klinik, diagnostik, therapie und rehabilitation : organ der gesellschaft osterreichischer nervenarzte und psychiater

Most read Least read

Bar heights use a square-root scale.

Mint this article as an NFT
Not yet minted

Create a permanent, verifiable on-chain record of this article on the Scimatic Network. The NFT is held in your Journament account, and you can withdraw it to your own wallet at any time.

5 SUSD one-off · no wallet required
Sign in to mint
Abstract
Future SoCs will feature embedded FPGAs (eFPGAs) to enable flexible and efficient implementations of high-throughput digital signal processing applications. Current research projects on and emerging products containing FPGAs are mainly based on "standard FPGA"-architectures that are optimised for a very wide range of applications. The implementation costs of these FPGAs are dominated by a very complex interconnect network. This paper presents a method to improve the efficiency of eFPGAs by tailoring them for a certain application domain using a parametrisable architecture template derived from the results of a systematic evaluation of the requirements of the application domain.

Two different architectures are discussed, a reference architecture to illustrate the methodology and possible optimisation measures as well as a specialised arithmetic-oriented eFPGA for applications like correlators, decoders, and filters. For the arithmetic-oriented architecture, a novel logic element (LE) and a special interconnect architecture that was designed with respect to the connectivity characteristics of regular datapaths, are presented. For both architecture templates, physically optimised implementations based on an automatic design approach have been created.

As a first cost comparison of these implementations with standard FPGAs, the LE-density (number of logic elements per mm2) is evaluated. For the arithmetic-oriented architecture, the LE-density could be increased by an order of magnitude compared to standard architectures.

Reference Key
neumann2006advancesdesign Use this key to autocite in the manuscript while using SciMatic Manuscript Manager or Thesis Manager
Authors ;B. Neumann;T. von Sydow;H. Blume;T. G. Noll
Journal neuropsychiatrie : klinik, diagnostik, therapie und rehabilitation : organ der gesellschaft osterreichischer nervenarzte und psychiater
Year 2006
DOI
DOI not found
URL
http://www.adv-radio-sci.net/4/251/2006/ars-4-251-2006.pdf
Keywords
engineering (general) civil engineering (general)

Citations

No citations found. To add a citation, contact the admin at info@scimatic.org

Comments

No comments yet. Be the first to comment on this article.