fpga-based approach to level-1 track finding at cms for the hl-lhc

Clicks: 160
ID: 171289
2016
Article Quality & Performance Metrics
Overall Quality
Not rated
Combines reader engagement with the AI quality analysis. This article has not been analysed, so there is no overall score — reader engagement is measured and shown alongside.
AI Quality Assessment
Not analyzed
Readership in this journal
Steady

Ranked #128 of 625 articles by views in utilitas mathematica

Most read Least read

Bar heights use a square-root scale. Only the 120 most-read articles are drawn; the journal has 625 in total.

Mint this article as an NFT
Not yet minted

Create a permanent, verifiable on-chain record of this article on the Scimatic Network. The NFT is held in your Journament account, and you can withdraw it to your own wallet at any time.

5 SUSD one-off · no wallet required
Abstract
The high luminosity upgrade of the LHC is expected to deliver luminosities of 7.5 × 1034 cm−2s−1, with an average of 140–200 overlapping proton-proton collisions in each bunch crossing at a frequency of 40 MHz. To maintain manageable trigger rates under these conditions track reconstruction will be incorporated in the all-hardware first level of the CMS trigger. A track-finding algorithm based on seed tracklets has been developed and implemented on commercially available FPGAs for this purpose. An overview of the algorithm is presented, results are shown of its expected performance from simulations, and an implementation of the algorithm in a Xilinx Virtex-7 FPGA for a hardware demonstrator system is discussed.
Reference Key
louise2016epjfpga-based Use this key to autocite in the manuscript while using SciMatic Manuscript Manager or Thesis Manager
Authors ;Skinnari Louise
Journal utilitas mathematica
Year 2016
DOI
10.1051/epjconf/201612700017
URL
Keywords

Citations

No citations found. To add a citation, contact the admin at info@scimatic.org

No comments yet. Be the first to comment on this article.