A new ATLAS muon CSC readout system with system on chip technology on ATCA platform

Clicks: 295
ID: 118876
2016
Article Quality & Performance Metrics
Overall Quality
Not rated
Combines reader engagement with the AI quality analysis. This article has not been analysed, so there is no overall score — reader engagement is measured and shown alongside.
AI Quality Assessment
Not analyzed
Readership in this journal
Steady

Ranked #18 of 73 articles by views in journal of instrumentation

Most read Least read

Bar heights use a square-root scale.

Mint this article as an NFT
Not yet minted

Create a permanent, verifiable on-chain record of this article on the Scimatic Network. The NFT is held in your Journament account, and you can withdraw it to your own wallet at any time.

5 SUSD one-off · no wallet required
Abstract
The ATLAS muon Cathode Strip Chamber (CSC) backend readout system has been upgraded during the LHC 2013-2015 shutdown to be able to handle the higher Level-1 trigger rate of 100 kHz and the higher occupancy at Run-2 luminosity. The readout design is based on the Reconfigurable Cluster Element (RCE) concept for high bandwidth generic DAQ implemented on the Advanced Telecommunication Computing Architecture (ATCA) platform. The RCE design is based on the new System on Chip XILINX ZYNQ series with a processor-centric architecture with ARM processor embedded in FPGA fabric and high speed I/O resources. Together with auxiliary memories, all these components form a versatile DAQ building block that can host applications tapping into both software and firmware resources. The Cluster on Board (COB) ATCA carrier hosts RCE mezzanines and an embedded Fulcrum network switch to form an online DAQ processing cluster. More compact firmware solutions on the ZYNQ for high speed input and output fiberoptic links and TTC allowed the full system of 320 input links from the 32 chambers to be processed by 6 COBs in one ATCA shelf. The full system was installed in September 2014. We will present the RCE/COB design concept, the firmware and software processing architecture, and the experience from the intense commissioning for LHC Run 2.
Reference Key
yildiz2016journala Use this key to autocite in the manuscript while using SciMatic Manuscript Manager or Thesis Manager
Authors R. Bartoldus,R. Claus,N. Garelli,R.T. Herbst,M. Huffer,G. Iakovidis,K. Iordanidou,K. Kwan,M. Kocian,A.J. Lankford,P. Moschovakos,A. Nelson,K. Ntekas,L. Ruckman,J. Russell,M. Schernau,S. Schlenker,D. Su,C. Valderanis,M. Wittgen,S.C. Yildiz;R. Bartoldus;R. Claus;N. Garelli;R.T. Herbst;M. Huffer;G. Iakovidis;K. Iordanidou;K. Kwan;M. Kocian;A.J. Lankford;P. Moschovakos;A. Nelson;K. Ntekas;L. Ruckman;J. Russell;M. Schernau;S. Schlenker;D. Su;C. Valderanis;M. Wittgen;S.C. Yildiz;
Journal journal of instrumentation
Year 2016
DOI
10.1088/1748-0221/11/01/c01059
URL
Keywords

Citations

No citations found. To add a citation, contact the admin at info@scimatic.org

No comments yet. Be the first to comment on this article.