An Improved Graphene FET with Reduced Miller Capacitance Using Extended Gate Structure and Heterogeneous Oxide Dielectric
Clicks: 144
ID: 44497
2018
Article Quality & Performance Metrics
Overall Quality
Improving Quality
0.0
/100
Combines engagement data with AI-assessed academic quality
Reader Engagement
Star Article
73.4
/100
144 views
115 readers
Trending
AI Quality Assessment
Not analyzed
| Reference Key |
aadit2018an2nd
Use this key to autocite in the manuscript while using
SciMatic Manuscript Manager or Thesis Manager
|
|---|---|
| Authors | Aadit, M. |
| Journal | 2nd international conference on electrical and electronic engineering, iceee 2017 |
| Year | 2018 |
| DOI | 10.1109/CEEE.2017.8412845 |
| URL | |
| Keywords | Keywords not found |
Citations
No citations found. To add a citation, contact the admin at info@scimatic.org
Comments
No comments yet. Be the first to comment on this article.